SRCS=$(HDL)/behav/sram_async.v tb.v

include $(SCRIPTS)/sim.mk

test: sim